Mapping Adaptive Particle Filters to Heterogeneous Reconfigurable Systems

THOMAS C. P. CHAU and XINYU NIU, Department of Computing, Imperial College London, UK
ALISON EELE and JAN MACIEJOWSKI, Department of Engineering, University of Cambridge, UK
PETER Y. K. CHEUNG, Department of Electrical and Electronic Engineering, Imperial College London, UK
WAYNE LUK, Department of Computing, Imperial College London, UK

This article presents an approach for mapping real-time applications based on particle filters (PFs) to heterogeneous reconfigurable systems, which typically consist of multiple FPGAs and CPUs. A method is proposed to adapt the number of particles dynamically and to utilise runtime reconfigurability of FPGAs for reduced power and energy consumption. A data compression scheme is employed to reduce communication overhead between FPGAs and CPUs. A mobile robot localisation and tracking application is developed to illustrate our approach. Experimental results show that the proposed adaptive PF can reduce up to 99% of computation time. Using runtime reconfiguration, we achieve a 25% to 34% reduction in idle power. A 1U system with four FPGAs is up to 169 times faster than a single-core CPU and 41 times faster than a 1U CPU server with 12 cores. It is also estimated to be 3 times faster than a system with four GPUs.

Categories and Subject Descriptors: C.1.3 [Processor Architectures]: Other Architecture Styles—Heterogeneous (hybrid) systems; C.3 [Special-Purpose and Application-Based Systems]: Real-time and embedded systems

General Terms: Algorithms, Design, Performance

Additional Key Words and Phrases: Particle filters, sequential Monte Carlo, reconfigurable systems, FPGAs, runtime reconfiguration

ACM Reference Format:
DOI: http://dx.doi.org/10.1145/2629469

1. INTRODUCTION

Particle filter (PF), also known as the sequential Monte Carlo (SMC) method, is a statistical technique for dynamic systems involving nonlinear and non-Gaussian properties. PF has been studied in various application areas, including object tracking [Happe et al. 2011], robot localisation [Montemerlo et al. 2002], speech recognition [Vermaak et al. 2002], and air traffic management [Eele and Maciejowski 2011].

This work is supported in part by the European Union Seventh Framework Programme under grant agreement numbers 257906, 287804, and 318521; UK EPSRC grant numbers EP/L00058X/1, EP/I012036/1, and EP/G066477/1; Maxeler University Programme, Xilinx, and the Croucher Foundation.

Authors' addresses: T. C. P. Chau, X. Niu, and W. Luk, Department of Computing, Imperial College London; email: c.chau10@imperial.ac.uk; A. Eele and J. Maciejowski, Department of Engineering, University of Cambridge, and P. Y. K. Cheung, Department of Electrical and Electronic Engineering, Imperial College London.

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies show this notice on the first page or initial screen of a display along with the full citation. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers, to redistribute to lists, or to use any component of this work in other works requires prior specific permission and/or a fee. Permissions may be requested from Publications Dept., ACM, Inc., 2 Penn Plaza, Suite 701, New York, NY 10121-0701 USA, fax +1 (212) 869-0481, or permissions@acm.org.

© 2014 ACM 1936-7406/2014/12-ART9 $15.00
DOI: http://dx.doi.org/10.1145/2629469

ACM Transactions on Reconfigurable Technology and Systems, Vol. 7, No. 4, Article 9, Publication date: December 2014.
PF keeps track of a large number of particles, and each contains information about how a system would evolve. The underlying concept is to approximate a sequence of states by a collection of particles. Each particle is weighted to reflect the quality of an approximation. The more complex the problem, the larger the number of particles needed. One drawback of PF is its long execution times, which limit its practical use.

This article presents an efficient solution to PF. We derive an adaptive algorithm that adjusts its computation complexity at runtime based on the quality of results. To map our algorithm to a heterogeneous reconfigurable system (HRS) consisting of multiple FPGAs and CPUs, we design a pipeline-friendly data structure to make effective use of the stream computing model. Moreover, we accelerate the algorithm with a data compression scheme and data control separation.

The key contributions of this work include:

(1) An adaptive PF algorithm that adapts the size of particle set at runtime. The algorithm is able to reduce computation workload while maintaining the quality of results.

(2) Mapping the proposed algorithm to a scalable and reconfigurable system by following the stream computing model. A novel data structure is designed to take advantage of the architecture and alleviate the data transfer bottleneck. The system uses the runtime reconfigurability of FPGA to switch between computation mode and low-power mode.

(3) An implementation of a robot localisation application targeting the proposed system. Compared to a nonadaptive and nonreconfigurable implementation, the idle power of our proposed system is reduced by 25% to 34% and the overall energy consumption decreases by 17% to 33%. Our system with four FPGAs is up to 169 times faster than a single-core CPU, 41 times faster than a 1U CPU server with 12 cores, and 3 times faster than a modelled four-GPU system.

2. BACKGROUND AND RELATED WORK

This section briefly outlines the PF algorithm. A more detailed description can be found in Doucet et al. [2001]. PF estimates the state of a system by a sampling-based approximation of the state probability density function. The state of a system in timestep \( t \) is denoted by \( X_t \). The control and observation are denoted by \( U_t \) and \( Y_t \), respectively. Three pieces of information about the system are known a priori:

\[-p(X_0)\] is the probability of the initial state of the system.

\[-p(X_t | X_{t-1}, U_{t-1})\] is the state transition probability of the system’s current state given a previous state and control information.

\[-p(Y_t | X_t)\] is the observation model describing the likelihood of observing the measurement at the current state.

PF approximates the desired posterior probability \( p(X_t | Y_{1:t}) \) using a set of \( P \) particles \( \{ \tilde{X}^{(i)}_t \}_{i=1}^P \) with their associated weights \( \{ w^{(i)} \}_{i=1}^P \). \( X_0 \) and \( U_0 \) are initialised. This computation consists of three iterative steps.

(1) **Sampling**: A new particle set \( \{ \tilde{X}^{(i)}_t \}_{i=1}^P \) is drawn from the distribution \( p(X_t | X_{t-1}, U_{t-1}) \), forming a prediction of the distribution of \( X_t \).

(2) **Importance weighting**: The likelihood \( p(Y_t | \tilde{X}^{(i)}_t) \) of each particle is calculated. The likelihood indicates whether the current measurement \( Y_t \) matches the predicted state \( \{ \tilde{X}^{(i)}_t \}_{i=1}^P \). Then each particle is assigned a weight \( w^{(i)} \) with respect to the likelihood.

(3) **Resampling**: Particles with higher weights are replicated, and the number of particles with lower weights is reduced. With resampling, the particle set has a smaller
variance. The particle set is used in the next timestep to predict the posterior probability subsequently. The distribution of the resulting particles \( \{ \chi_{t+1}^{(i)} \} \) approximates \( p(X_{t+1} | Y_t) \).

The particles in PF are independent of each other; thus, the algorithm can be accelerated using specialised hardware with massive parallelism and pipelining. In Happe et al. [2011], an approach for PF on a hybrid CPU/FPGA platform is developed. Using a multithreaded programming model, computation is switched between hardware and software during runtime to react to performance requirements. Resampling algorithms and architectures for distributed PFs are proposed in Bolic et al. [2005].

Adaptive PFs have been proposed to improve performance or quality of state estimation by controlling the number of particles dynamically. Likelihood-based adaptation controls the number of particles such that the sum of weights exceeds a prespecified threshold Koller and Fratkina [1998]. Kullback Leibler distance (KLD) sampling is proposed in Fox [2003], which offers better-quality results than the likelihood-based approach. KLD sampling is improved in Park et al. [2010] by adjusting the variance and gradient of data to generate particles near high-likelihood regions. The preceding methods introduce data dependencies in the sampling and importance weighting steps, so they are difficult to be parallelised. An adaptive PF is proposed in Bolic et al. [2002] that changes the number of particles dynamically based on estimation quality. In Chau et al. [2012], adaptive PF is extended to a multiprocessor system on FPGA. The number of particles and active processors change dynamically, but the performance is limited by soft-core processors. In Liu et al. [2007], a mechanism and a theoretical lower bound for adapting the sample size of particles are presented. Our previous work Chau et al. [2013a] presents a hardware-friendly adaptive PF. The algorithm is mapped to an accelerator system that consists of an FPGA and a CPU. However, the system suffers from a large communication overhead when the particles are transferred between the FPGA and CPU. Moreover, the scalability of the adaptive PF algorithm to multiple FPGAs is not covered. In this work, we extend our previous work to address the problems mentioned previously.

3. ADAPTIVE PARTICLE FILTER

This section introduces an adaptive PF algorithm that changes the number of particles at each timestep. The algorithm is inspired by Liu et al. [2007], and we transform it to a pipeline-friendly version for mapping to the stream computing architecture. This algorithm is shown in Algorithm 1, which consists of four stages.

3.1. Stage 1: Sampling and Importance Weighting (Line 8 to 9)

At the initial timestep (\( t = 0 \)), the maximum number of particles are used—that is, \( P_0 = P_{\text{max}} \). At the subsequent timesteps, the number of particles is denoted as \( P_t \). Initially, the particle set \( \{ \chi_t^{(i)} \}_{i=1}^{P_t} \) is sampled to \( \{ \tilde{\chi}_{t+1}^{(i)} \}_{i=1}^{P_t} \). Then, a weight from \( \{ w^{(i)} \}_{i=1}^{P_t} \) is assigned to each particle. As a result, \( \{ \tilde{\chi}_{t+1}^{(i)} \}_{i=1}^{P_t} \) and \( \{ w^{(i)} \}_{i=1}^{P_t} \) give an estimation of the next state.

During sampling and importance weighting, the computation of every particle is independent of each of the others. The mapping of computation to FPGAs will be described in Section 4.

3.2. Stage 2: Lower Bound Calculation (Line 10)

This stage derives the smallest number of particles that are needed in the next timestep to bound the approximation error. The adaptive algorithm seeks a value that is less than or equal to \( P_{\text{max}} \). This number, denoted as \( \bar{P}_{t+1} \), is referred to as the lower bound.
of sampling size. It is calculated by Equations (1) through (4):

\[
\tilde{P}_{t+1} = \sigma^2 \cdot \frac{P_{\text{max}}}{\text{Var}(\{\hat{x}_{t+1}^{(i)}\}_{i=1}^{P_t})}
\]  

\[
\sigma^2 = \sum_{i=1}^{P_t} (w^{(i)} \cdot \hat{x}_{t+1}^{(i)})^2 - 2 \cdot E(\{\hat{x}_{t+1}^{(i)}\}_{i=1}^{P_t}) \cdot \sum_{i=1}^{P_t} (w^{(i)})^2 \cdot \hat{x}_{t+1}^{(i)}
\]  

\[
+ (E(\{\hat{x}_{t+1}^{(i)}\}_{i=1}^{P_t}))^2 \cdot \sum_{i=1}^{P_t} (w^{(i)})^2
\]  

\[
\text{Var}(\{\hat{x}_{t+1}^{(i)}\}_{i=1}^{P_t}) = \sum_{i=1}^{P_t} (w^{(i)} \cdot \hat{x}_{t+1}^{(i)})^2 - (E(\{\hat{x}_{t+1}^{(i)}\}_{i=1}^{P_t}))^2
\]  

\[\text{Algorithm 1: Adaptive PF algorithm}\]

1. \(P_0 \leftarrow P_{\text{max}}\)
2. \(\{X_0(i)\}_{i=1}^{P_0} \leftarrow \text{random set of particles}\)
3. \(t = 1\)
4. for each step \(t\) do
5. \(r = 0\)
6. while \(r \leq \text{if}\) repeat
7. Sample a new state \(\{X_{t+1}^{(i)}\}_{i=1}^{P_t}\) from \(\{X_t^{(i)}\}_{i=1}^{P_t}\)
8. Compute unnormalised importance weights \(\{\tilde{w}^{(i)}\}_{i=1}^{P_t}\) and accumulate the weights as \(w_{\text{sum}}\)
9. Calculate the lower bound of sample size \(\tilde{P}_{t+1}\) by Equation (1)
10. —On FPGAs—
11. Sort \(\{X_{t+1}^{(i)}\}_{i=1}^{P_t}\) in descending \(\{\tilde{w}^{(i)}\}_{i=1}^{P_t}\)
12. if \(\tilde{P}_{t+1} < P_t\) then
13. \(P_{t+1} = \max(\tilde{P}_{t+1}, P_t/2)\)
14. Set \(a = 2P_{t+1} - P_t\) and \(b = P_{t+1}\)
15. Do the following loop in parallel—
16. for \(i\) in \(P_t - P_{t+1}\) do
17. \(\tilde{x}_{t+1}^{(i)} = \frac{\tilde{x}_{t+1}^{(a)} \cdot \tilde{w}_{t+1}^{(b)}}{\tilde{w}_{t+1}^{(a)}} + \frac{\tilde{x}_{t+1}^{(b)} \cdot \tilde{w}_{t+1}^{(a)}}{\tilde{w}_{t+1}^{(b)}}\)
18. \(\tilde{w}_{t+1}^{(i)} = \tilde{w}_{t+1}^{(a)} + \tilde{w}_{t+1}^{(b)}\)
19. \(a = a + 1\) and \(b = b - 1\)
20. end for
21. end if
22. for \(i\) in \(P_{t+1} - P_t\) do
23. if \(\tilde{w}_{t+1}^{(a)} < \tilde{w}_{t+1}^{(a+1)}\) and \(a < P_{t+1}\) then
24. \(a = a + 1\)
25. end if
26. \(\tilde{x}_{t+1}^{(P_{t+1})} = \frac{\tilde{x}_{t+1}^{(a)} / 2}{\tilde{x}_{t+1}^{(a)}}\)
27. \(\tilde{x}_{t+1}^{(a)} = \frac{\tilde{x}_{t+1}^{(a+1)} / 2}{\tilde{x}_{t+1}^{(a)}}\)
28. \(\tilde{w}_{t+1}^{(a)} = \tilde{w}_{t+1}^{(a+1)} / 2\)
29. \(\tilde{w}_{t+1}^{(a)} = \tilde{w}_{t+1}^{(a+1)} / 2\)
30. \(b = b + 1\)
31. end for
32. end if
33. end if
34. Resample \(\{X_{t+1}^{(i)}\}_{i=1}^{P_t}\) to \(\{X_{t+1}^{(i)}\}_{i=1}^{P_t+1}\)
35. \(r = r + 1\)
36. end while
37. end for
As shown in Equations (2) through (4), \( w^{(i)} \) is a normalised term. To calculate \( w^{(i)} \), a traditional software-based approach is to iterate through the set of particles twice. The sum of weights \( w_{sum} \) and unnormalised weight \( \tilde{w}^{(i)} \) are calculated in the first iteration. Then, \( w^{(i)} \) is obtained by dividing \( \tilde{w}^{(i)} \) by \( w_{sum} \) in the second iteration. However, this method is inefficient for FPGA implementation. Since \( 2P_t \) cycles are needed to process \( P_t \) pieces of data, the throughput is reduced to 50%.

To fully utilise deep pipelines targeting an FPGA, we perform function transformation. Given \( \tilde{w}^{(i)} = \frac{w^{(i)}}{w_{sum}} \), we extract \( w_{sum} \) out of Equations (2) through (4). By doing so, we obtain a transformed form as shown in Equations (5) through (7). \( w_{sum} \) and \( \tilde{w}^{(i)} \) are computed simultaneously in two separate data paths. At the last clock cycle of the particle stream, \( \sigma^2, Var(\tilde{X}_{t+1}^{(i)}, P_t) \) and \( E(\tilde{X}_{t+1}^{(i)}, P_t) \) are obtained. The details of the FPGA kernel design will be explained in Section 4.

\[
\sigma^2 = \frac{1}{(w_{sum})^2} \cdot \left( \sum_{i=1}^{P_t} (\tilde{w}^{(i)} \cdot \tilde{X}_{t+1}^{(i)})^2 - 2 \cdot E(\tilde{X}_{t+1}^{(i)}, P_t) \cdot \sum_{i=1}^{P_t} (\tilde{w}^{(i)})^2 \cdot \tilde{X}_{t+1}^{(i)} \right)
\]

\[+ \left( E(\tilde{X}_{t+1}^{(i)}, P_t) \right)^2 \cdot \sum_{i=1}^{P_t} (\tilde{w}^{(i)})^2 \]

\[
Var(\tilde{X}_{t+1}^{(i)}, P_t) = \frac{1}{w_{sum}} \cdot \sum_{i=1}^{P_t} (\tilde{w}^{(i)} \cdot (\tilde{X}_{t+1}^{(i)})^2 - (E(\tilde{X}_{t+1}^{(i)}, P_t))^2)
\]

\[
E(\tilde{X}_{t+1}^{(i)}, P_t) = \frac{1}{w_{sum}} \cdot \sum_{i=1}^{P_t} \tilde{w}^{(i)} \cdot \tilde{X}_{t+1}^{(i)}
\]

### 3.3. Stage 3: Particle Set Size Tuning (Lines 12 through 34)

The adaptive approach tunes the particle set size to fit the lower bound \( P_{t+1} \). This stage is done on the CPUs because the operations involve nonsequential data access that cannot be mapped efficiently to FPGAs.

The particles are sorted in descending order according to their weights. As the new sample size can increase or decrease, there are two cases:

**Case I: Particle set reduction when \( \bar{P}_{t+1} < P_t \)**

The lower bound \( P_{t+1} \) is set to \( max(\bar{P}_{t+1}, P_t/2) \). Since the new size is smaller than the old one, some particles are combined to form a smaller particle set. Figure 1 illustrates the idea of particle reduction. The first \( 2P_{t+1} - P_t \) particles with higher weights are kept, and the remaining \( 2(P_t - P_{t+1}) \) particles are combined in pairs. As a result, there are \( P_t - P_{t+1} \) new particles injected to form the target particle set with \( P_{t+1} \) particles. We combine the particles deterministically to keep the statements in the loop independent of each of the others. As a result, loop unrolling is undertaken to execute the statements in parallel. The complexity of the loop is in \( O(P_t - P_{t+1}) / N_{parallel} \), where \( N_{parallel} \) indicates the level of parallelism.

**Case II: Particle set expansion when \( \bar{P}_{t+1} \geq P_t \)**

The lower bound \( P_{t+1} \) is set to \( \bar{P}_{t+1} \). Some particles are taken from the original set and are inserted to form a larger set. The particles with larger weight would have
more descendants. As shown in lines 22 through 34, the process requires picking the particle with the largest weight at each iteration of particle incision. Since the particle set is presorted, the complexity of particle set expansion is $O(P_t + 1 - P_t)$.

3.4. Stage 4: Resampling (Line 35)
Resampling is performed to pick $P_{t+1}$ particles from $\{\tilde{\chi}_{t+1}^{(i)}\}_{i=1}^{P_t}$ to form $\{\chi_{t+1}^{(i)}\}_{i=1}^{P_{t+1}}$. The process has a complexity of $O(P_{t+1})$.

4. HETEROGENEOUS RECONFIGURABLE SYSTEM
This section describes the proposed HRS. It is scalable to cope with different FPGA devices and applications. HRS also takes advantage of the runtime reconfiguration feature for power and energy reduction.

4.1. Mapping Adaptive PF to HRS
The system design of HRS is shown in Figure 2. A heterogeneous structure is employed to make use of multiple FPGAs and CPUs. FPGAs and CPUs communicate through
high-bandwidth buses. FPGAs are responsible for (1) sampling, (2) importance weighting, and (3) lower bound calculation. The data paths on the FPGAs are fully pipelined. Each FPGA has its own onboard dynamic random-access memory (DRAM) to store the large amount of particle data. On the other hand, the CPUs gather all of the particles from FPGAs to perform particle set size tuning and resampling.

4.2. FPGA Kernel Design

Sampling, importance weighting, and lower bound calculation are the most computation-intensive stages. In each timestep, these three stages are iterated for \( \text{itl} \) times. An FPGA kernel is designed to enable acceleration of them.

For sampling and importance weighting, the computation of each particle is independent of each of the others. Particles are fed to the FPGAs as a stream shown in Figure 3. Each block of the particle stream consists of a number of data fields that store information of a particle. The number of data fields is application dependent. In every clock cycle, one piece of data is transferred from the onboard memory to an FPGA data path. Each FPGA data path has a long pipeline where each stage is filled with a piece of data, and therefore many particles are processed simultaneously. Fixed-point data representation is customised at each pipeline stage to reduce the resource usage.

Figure 4 shows the components of the FPGA kernel. The kernel is fully pipelined to achieve one output per clock cycle. It can also be replicated as many times as FPGA resource allow, and the replications can be split across multiple FPGA boards. The kernel takes three inputs from the CPUs or onboard DRAM: (1) states, (2) controls, and (3) seeds. Application-specific parameters are stored in ROMs. Three building blocks correspond to the sampling, importance weighting and lower bound calculation stages as described in Section 3.

Meanwhile, the accumulation of \( w_{\text{sum}} \) introduces a feedback loop. A new weight comes along every cycle that is more quickly than the floating-point unit to perform addition of the previous weight. To achieve one result per clock cycle, fixed-point data path is implemented while ensuring that no overflow or underflow occurs.

4.3. Timing Model for Runtime Reconfiguration

We derive a model to analyse the computation time of HRS. The model helps us to design a configuration schedule that satisfies the real-time requirement and, if necessary, amend the application’s specification. The model will be validated by experiments in Section 6.

The computation time \( T_{\text{comp}} \) of HRS consists of three components: (1) data path time \( T_{\text{datapath}} \), (2) CPU time \( T_{\text{CPU}} \), and (3) data transfer time \( T_{\text{tran}} \). The sampling, importance weighting, and resampling processes are repeated for \( \text{itl} \) times in
every timestep.

\[
T_{\text{comp}} = \text{itl} \cdot \text{repeat} \cdot (T_{\text{datapath}} + T_{\text{CPU}} + T_{\text{tran}}) 
\]  

Data path time, \( T_{\text{datapath}} \), denotes the time spent on the FPGAs. \( P_t \) denotes the number of particles at the current timestep, and \( f_{\text{FPGA}} \) denotes the clock frequency of the FPGAs. \( L \) is the length of the pipeline. \( N_{\text{datapath}} \) denotes the number of data paths on one FPGA board. \( N_{\text{FPGA}} \) is the number of FPGA boards in the system.

\[
T_{\text{datapath}} = \left( \frac{P_t}{f_{\text{FPGA}} \cdot N_{\text{datapath}}} + L - 1 \right) \cdot \frac{1}{N_{\text{FPGA}}} 
\]  

CPU time, \( T_{\text{CPU}} \), denotes the time spent on the CPUs. The clock frequency and number of threads of the CPUs are represented by \( f_{\text{CPU}} \) and \( N_{\text{thread}} \), respectively. \( \text{par} \) is an application-specific parameter in the range of \([0, 1]\) representing the ratio of CPU instructions that are parallelisable, and \( \alpha \) is a scaling constant derived empirically.

\[
T_{\text{CPU}} = \alpha \cdot \frac{P_t}{f_{\text{CPU}}} \cdot \left( 1 - \text{par} + \frac{\text{par}}{N_{\text{thread}}} \right) 
\]
Data transfer time, $T_{\text{tran}}$, denotes the time of moving a particle stream between the FPGAs and the CPUs. $df$ is the number of data fields of a particle. For example, if a particle contains the information of coordinates ($x$, $y$) and heading $h$, $df = 3$. Given that the constant 1 represents the weight and the constant 2 accounts for the movement of data in and out of the FPGAs, and $bw_{\text{data}}$ is the bit-width of one data field, the expression $(2 \cdot df + 1) \cdot bw_{\text{data}}$ is regarded as the size of a particle.

$f_{\text{bus}}$ is the clock frequency of the bus connecting the CPUs to FPGAs, and $\text{lane}$ is the number of bus lanes connected to one FPGA. Since many buses, such as the PCI Express bus, encode data during transfer, the effective data are denoted by $eff$ (in PCI Express Gen2, the value is 8/10). In our previous work [Chau et al. 2013a], the data transfer time has a significant performance impact on HRS. To reduce the data transfer overhead, we introduce a data compression technique that will be described in Section 5.

$$T_{\text{tran}} = \frac{(2 \cdot df + 1) \cdot bw_{\text{data}} \cdot P_t}{f_{\text{bus}} \cdot \text{lane} \cdot eff \cdot N_{\text{FPGA}}}$$  \hspace{1cm} (11)$$

In real-time applications, each timestep is fixed and is known as the real-time bound $T_{\text{rt}}$. The derived model helps system designers to ensure that the computation time $T_{\text{comp}}$ is shorter than $T_{\text{rt}}$. An idle time $T_{\text{idle}}$ is introduced to represent the time gap between the computation time and real-time bound.

$$T_{\text{idle}} = T_{\text{rt}} - T_{\text{comp}}$$  \hspace{1cm} (12)$$

Figure 5(a) illustrates the power consumption of an HRS without runtime reconfiguration. It shows that the FPGAs are still drawing power after the computation finishes. By exploiting runtime reconfiguration as shown in Figure 5(b), the FPGAs are loaded with a low-power configuration during the idle period. Such configuration minimises the amount of active resources and clock frequency. Equation (13) describes the sleep time when the FPGAs are idle and being loaded with the low-power configuration. If the sleep time is positive, reconfiguration would be helpful in these situations.

$$T_{\text{sleep}} = T_{\text{idle}} - T_{\text{config}}$$  \hspace{1cm} (13)$$

Configuration time, $T_{\text{config}}$, denotes the time needed to download a configuration bit-stream to the FPGAs. $\text{size}_{\text{bs}}$ represents the size of bitstream in bits. $f_{\text{config}}$ is the configuration clock frequency in Hertz, and $bw_{\text{config}}$ is the width of the configuration port.

$$T_{\text{config}} = \frac{\text{size}_{\text{bs}}}{f_{\text{config}} \cdot bw_{\text{config}}}$$  \hspace{1cm} (14)$$
After the resampling process, some particles are eliminated and the remaining particles are replicated. Data compression is applied so that every particle is stored and transferred once.

5. OPTIMISING TRANSFER OF PARTICLE STREAM

In Section 4, the data transfer time depends on the number of particles and the bus bandwidth between the CPUs and FPGAs. It can be a major performance bottleneck as depicted in Chau et al. [2013a]. Refer to Figure 6(a); each block stores the data of a particle. When the CPUs finish processing, all data are transferred from the CPUs to the FPGAs. The data transfer time cannot be reduced by implementing more FPGA data paths or increasing the FPGAs' clock frequency because the bottleneck is at the bus connecting the CPUs and FPGAs.

To improve the data transfer performance, we design a data structure that facilitates compression of particles. The idea comes from an observation of the resampling process—some particles are eliminated, and the vacancies are filled by replicating noneliminated particles. Replication means that data redundancy exists. For example, in the original data structure shown in Figure 6(a), particle 1 has three replicates and particle 2 is eliminated; therefore, particle 1 is stored and transferred for three times.

By using the data structure in Figure 6(b), data redundancy is eliminated by storing every particle once. Each particle is also transferred once. As a result, the data transfer time and memory space are reduced.

An HRS often contains DRAM that transfers data in burst to maximise the memory bandwidth. This works fine with the original data structure where the data are organised as a sequence from the lower address space to the upper. However, using the new data structure, the data access pattern is not sequential anymore, and the address can go back and forth. The DRAM controller needs to be modified so that the transfer throughput would not be affected by the change of data access pattern. As illustrated in Figure 6(b), a tag sequence is used to indicate the address of the next block. For example, after reading the data of particle 1, the burst address is at \( N \). If the tag is one, the next burst address will point to the address of the next block at \( N + 1 \). Otherwise, the burst address will point to the start address of the current...
block (which is 1). The data are still addressed in burst, so the performance is not degraded.

Following is the data transfer time with compression. \( \text{Rep} \) is the average number of replication of the particles, and therefore the size of the resampled particle stream is reduced by a ratio of \( \text{Rep} \). The range of \( \text{Rep} \) is from 1 to \( P_t \), depending on the distribution of particles after the resampling process. The effect of \( \text{Rep} \) on data transfer time will be evaluated in the next section.

\[
T_{\text{tran}} = \left( \frac{df}{\text{Rep}} + df + 1 \right) \cdot b_{\text{data}} \cdot P_t 
\]

6. EXPERIMENTAL RESULTS

To evaluate the performance of the HRS and make comparison with the other systems, we implement an application that uses PF for localisation and tracking of a mobile robot. The application is proposed in Montemerlo et al. [2002] to track location of moving objects conditioned upon the robot poses over time. Given an a priori learned map, a robot receives sensor values and moves at regular time intervals. Meanwhile, \( M \) moving objects are tracked by the robot. The states of the robot and objects at time \( t \) are represented by a state vector \( X_t \):

\[
X_t = \{R_t, H_t, 1, H_t, 2, \ldots, H_t, M\}. \tag{16}
\]

\( R_t \) denotes the robot’s pose at time \( t \), and \( H_t, 1, H_t, 2, \ldots, H_t, M \) denote the locations of the \( M \) objects at the same time.

The following equation is used to represent the posterior of the robot’s location:

\[
p(X_t|Y_t, U_t) = p(R_t|Y_t, U_t) \prod_{m=1}^{M} p(H_{t,m}|R_t, Y_t, U_t). \tag{17}
\]

\( Y_t \) is the sensor measurement, and \( U_t \) is the control of the robot at time \( t \). The robot path posterior \( p(R_t|Y_t, U_t) \) is represented by a set of robot particles. The distribution of an object’s location \( p(H_{t,m}|R_t, Y_t, U_t) \) is represented by a set of object particles, where each object–particle set is attached to one particular robot particle. In other words, if there are \( P_r \) robot particles representing the posterior over the robot path, there are \( P_r \) object–particle sets and each has \( P_h \) particles.

In the application, the area of the map is 12m by 18m. The robot makes a movement of 0.5m every 5 seconds—that is, \( T_{rt} = 5 \). The robot can track eight moving objects at the same time. A maximum of 8,192 particles are used for robot tracking, and each robot particle is associated with 1,024 object particles. Therefore, the maximum number of data path cycles is \( 8 \times 8192 \times 1024 = 67,108,864 \). Each particle being streamed into the FPGAs contains coordinates \((x, y)\) and heading \( h \), which are represented by three single precision floating-point numbers. For the particle being streamed out of the FPGAs, it also contains a weight in addition to the coordinates. From Equation (11), the size of a particle is \((2 \times 3 + 1) \times 32 \text{ bits} = 224 \text{ bits} \).

6.1. System Settings

**HRS:** Two reconfigurable accelerator systems from Maxeler Technologies are used. The system is developed using MaxCompiler, which adopts a stream computing model.

—**MaxWorkstation** is a microATX form factor system that is equipped with one Xilinx Virtex-6 XC6VSX475T FPGA. The FPGA has 297,600 lookup tables (LUTs), 595,200 flip-flops (FFs), 2,016 digital signal processors (DSPs), and 1,064 block RAMs. The FPGA board is connected to an Intel i7-870 CPU (four physical cores, eight threads in total, clocked at 2.93GHz) via a PCI Express Gen2×8 bus. The maximum bandwidth
of the PCI Express bus is 2GB/s according to the specification provided by Maxeler Technologies.

*MPC-C500* is a 1U server accommodating four FPGA boards, each of which has a Xilinx Virtex-6 XC6VSX475T FPGA. Each FPGA board is connected to two Intel Xeon X5650 CPUs (12 physical cores, 24 threads in total, clocked at 2.66GHz) via a PCI Express Gen2×8 bus.

To support runtime reconfigurability, there are two FPGA configurations:

—Sampling and importance weighting configuration is clocked at 100MHz. Two data paths are implemented on one FPGA to process particles in parallel. The total resource usage is 231,922 LUTs (78%), 338,376 FFs (56%), 1,934 DSPs (96%), and 514 block RAMs (48%).

—Low-power configuration is clocked at 10MHz, with 5,962 LUTs (2%), 6,943 FFs (1%), and 12 block RAMs (1%). It uses minimal resources just to maintain communication between the FPGAs and CPUs.

**CPU:** The CPU performance results are obtained from a 1U server that hosts two Intel Xeon X5650 CPUs. Each CPU is clocked at 2.66GHz. The program is written in C language and optimised by Intel Compiler with SSE4.2 and flag *-fast* enabled. OpenMP is used to utilise all of the processor cores.

**GPU:** An NVIDIA Tesla C2070 GPU is hosted inside a 4U server. It has 448 cores running at 1.15GHz and has a peak performance by 1,288 GFlops. The program is written in C for CUDA and optimised to use all available cores. To get more comprehensive results for comparison, we also estimate the performance of multiple GPUs. The estimation is based on the fact that the first three stages (sampling, importance weighting, lower bound calculation) can be evenly distributed to every GPU and be computed independently, so the data path and data transfer speedup scales linearly with the number of GPUs. On the other hand, the last two stages (particle set resizing and resampling) are computed on the CPU no matter how many GPUs are used; therefore, the CPU time does not scale with the number of GPUs.

### 6.2. Adaptive PF Versus Nonadaptive PF

The comparison of adaptive and nonadaptive PF is shown in Table I. Both model estimation and experimental results are listed. Initially, the maximum number of particles are instantiated for global localisation. For the nonadaptive scheme, the particle set size does not change. The total computation time estimated and measured are 1.328 seconds and 1.885 seconds, respectively. The difference is due to the difference between the effective and maximum bandwidth of the PCI Express bus.

<table>
<thead>
<tr>
<th></th>
<th>Nonadaptive PF</th>
<th>Adaptive PF</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Particles</td>
<td>67M</td>
<td>573k</td>
</tr>
<tr>
<td>Data path time $T_{\text{dpath}}$ (s)</td>
<td>0.336</td>
<td>0.003</td>
</tr>
<tr>
<td>CPU time $T_{\text{CPU}}$ (s)</td>
<td>0.117</td>
<td>0.001</td>
</tr>
<tr>
<td>Data time $T_{\text{data}}$ (s)</td>
<td>0.875</td>
<td>0.007</td>
</tr>
<tr>
<td>Total comp. time $T_{\text{comp}}$ (s)</td>
<td>1.328</td>
<td>0.011</td>
</tr>
<tr>
<td>Comp. speedup (higher is better)</td>
<td>$1 \times$</td>
<td>$1 \times$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>Model</th>
<th>Exp.</th>
</tr>
</thead>
</table>

Table I. Comparison of Adaptive and Nonadaptive PF on HRS (MaxWorkstation with One FPGA; No Data Compression Is Applied)
For the adaptive scheme, the number of particles varies from 573k to 67M, and the computation time scales linearly with the number of particles. From Table 1, both the model and experiment show 99% reduction in computation time.

Figure 7 shows how the number of particles and the components of total computation time vary over the wall-clock time (passage of time from the start to the completion of the application). Although the number of particles is reduced in the proposed design, the results in Figure 8 show that the localisation error is not adversely affected. The error is the highest during initial global localisation and is reduced when the robot moves.

6.3. Data Compression

Figure 9 shows the reduction in data transfer time after applying data compression. A higher number of replications means a lower data transfer time. The data transfer time has a lower bound of 0.212 seconds because the data from the FPGAs to the CPUs are not compressible. Only the particle stream after the resampling process is compressed when it is transferred from the CPUs to the FPGAs.
6.4. Performance Comparison of HRS, CPUs, and GPUs

Table II shows the performance comparison of the CPUs, GPUs and HRS.

**Data path time**: Considering the time spent on the data paths only, HRS is up to 328 times faster than a single-core CPU and 76 times faster than a 12-core CPU system with 24 threads. In addition, it is 12 times and 3 times faster than one GPU and four GPUs, respectively.

**Data transfer time**: The data transfer time of HRS is shown in three rows. The first row shows the situation when the PCI Express bandwidth is 2GB/s. The second row shows the performance when PCI Express gen3 x8 (7.88GB/s) is used such that the bandwidth is comparable with that of the GPU system. When multiple FPGA boards are used, the data transfer time decreases because multiple PCI Express buses are utilised simultaneously. The third row shows the performance when data compression is applied, and it is assumed that each particle is replicated an average of 20 times.

**CPU time**: The CPU time of HRS is shorter than that of the CPU and GPU systems because part of the resampling process of object particles is performed on the FPGA using the Independent Metropolis-Hastings (IMH) resampling algorithm [Miao et al. 2011]. The IMH resampling algorithm is optimised for the deep pipeline architecture where each particle occupies a single stage of the pipeline. On the CPUs and GPU, the computation of the particles are shared by threads, and therefore IMH resampling algorithm is not applicable.

**Total computation time**: Considering the overall system performance, HRS is up to 169 times faster than a single-core CPU and 41 times faster than a 12-core CPU system. In addition, it is 9 times faster than one GPU and 3 times faster than four GPUs. Notice that the CPUs violate the real-time constraint of 5 seconds.

**Power and energy consumption**: In real-time applications, we are interested in the energy consumption per timestep. Figure 10 shows the power consumption of HRS, CPUs, and GPU over a period of 10 seconds (two timesteps). The system power is measured using a power meter that is connected directly between the power source and the system. All curves of HRS show peaks when HRS is at the computation mode and troughs when it is at the low power mode. The power during the configuration period lies between the two modes. On the HRS with one FPGA, runtime reconfiguration reduces the idle power consumption by 34% from 145W to 95W. In other words, over a 5-second timestep, the energy consumption is reduced by up to 33%. On the HRS with
Table II. Performance Comparison of HRS, CPUs and GPU

<table>
<thead>
<tr>
<th></th>
<th>CPU(1)\textsuperscript{a}</th>
<th>CPU(2)\textsuperscript{a}</th>
<th>GPU(1)\textsuperscript{b}</th>
<th>GPU(2)\textsuperscript{b}</th>
<th>GPU(3)\textsuperscript{b}</th>
<th>HRS(1)\textsuperscript{c}</th>
<th>HRS(2)\textsuperscript{d}</th>
<th>HRS(3)\textsuperscript{d}</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clock freq. (MHz)</td>
<td>2660</td>
<td>2660</td>
<td>1150</td>
<td>1150</td>
<td>1150</td>
<td>100</td>
<td>100</td>
<td>100</td>
</tr>
<tr>
<td>Precision</td>
<td>single</td>
<td>single</td>
<td>single</td>
<td>single</td>
<td>single</td>
<td>single + custom</td>
<td>single + custom</td>
<td>single + custom</td>
</tr>
<tr>
<td>Level of parallelism</td>
<td>1</td>
<td>24</td>
<td>448</td>
<td>896</td>
<td>1792</td>
<td>2+8\textsuperscript{e}</td>
<td>4+24\textsuperscript{e}</td>
<td>8+24\textsuperscript{e}</td>
</tr>
<tr>
<td>Data path time (s)</td>
<td>27.530</td>
<td>6.363</td>
<td>1.000</td>
<td>0.500</td>
<td>0.250</td>
<td>0.336</td>
<td>0.168</td>
<td>0.084</td>
</tr>
<tr>
<td>Data path speedup</td>
<td>1×</td>
<td>4.3×</td>
<td>27.5×</td>
<td>55.1×</td>
<td>110.1×</td>
<td>81.9×</td>
<td>163.9×</td>
<td>327.7×</td>
</tr>
<tr>
<td>Data tran. time (s)</td>
<td>0</td>
<td>0</td>
<td>0.360</td>
<td>0.180</td>
<td>0.090</td>
<td>1.432\textsuperscript{f}</td>
<td>0.716\textsuperscript{f}</td>
<td>0.358\textsuperscript{f}</td>
</tr>
<tr>
<td>CPU time (s)</td>
<td>0.420</td>
<td>0.334</td>
<td>0.117</td>
<td>0.117</td>
<td>0.117</td>
<td>0.030</td>
<td>0.025</td>
<td>0.025</td>
</tr>
<tr>
<td>Total comp. time (s)</td>
<td>27.95</td>
<td>6.697</td>
<td>1.477</td>
<td>0.797</td>
<td>0.457</td>
<td>0.589</td>
<td>0.304</td>
<td>0.165</td>
</tr>
<tr>
<td>Overall speedup</td>
<td>1×</td>
<td>4.2×</td>
<td>18.9×</td>
<td>35.1×</td>
<td>61.2×</td>
<td>47.5×</td>
<td>91.9×</td>
<td>169.4×</td>
</tr>
<tr>
<td>Comp. power (W)</td>
<td>183</td>
<td>279</td>
<td>287</td>
<td>424</td>
<td>698</td>
<td>145</td>
<td>420</td>
<td>480</td>
</tr>
<tr>
<td>Comp. power eff.</td>
<td>1×</td>
<td>0.7×</td>
<td>0.6×</td>
<td>0.4×</td>
<td>0.3×</td>
<td>1.3×</td>
<td>0.4×</td>
<td>0.4×</td>
</tr>
<tr>
<td>Idle power (W)</td>
<td>133</td>
<td>133</td>
<td>208</td>
<td>266</td>
<td>382</td>
<td>95</td>
<td>360</td>
<td>360</td>
</tr>
<tr>
<td>Idle power eff.</td>
<td>1×</td>
<td>1×</td>
<td>0.6×</td>
<td>0.5×</td>
<td>0.4×</td>
<td>1.4×</td>
<td>0.4×</td>
<td>0.4×</td>
</tr>
<tr>
<td>Energy (J)\textsuperscript{i}</td>
<td>677/5115</td>
<td>673/1868</td>
<td>1041/1157</td>
<td>1331/1456</td>
<td>1911/2054</td>
<td>489/595</td>
<td>1896/1914</td>
<td>1994/2012</td>
</tr>
<tr>
<td>Energy eff.</td>
<td>1×</td>
<td>1×/2.7×</td>
<td>0.7×/4.4×</td>
<td>0.5×/3.5×</td>
<td>0.4×/2.5×</td>
<td>1.4×/8.6×</td>
<td>0.4×/2.7×</td>
<td>0.3×/2.5×</td>
</tr>
</tbody>
</table>

\textsuperscript{a} 2 Intel Xeon X5650 CPUs @2.66 GHz (12 cores supporting 24 threads).
\textsuperscript{b} 1/2/4 NVIDIA Tesla C2070 GPUs and 1 Intel Core i7-950 CPU @3.07 GHz (4 cores supporting 8 threads).
\textsuperscript{c} 1 Xilinx XC6VSX475T FPGA and 1 Intel Core i7-870 CPU @2.93 GHz (4 cores supporting 8 threads).
\textsuperscript{d} 4 Xilinx XC6VSX475T FPGAs and 2 Intel Xeon X5650 CPUs @2.66 GHz (12 cores supporting 24 threads).
\textsuperscript{e} Number of FPGA data paths and number of CPU threads.
\textsuperscript{f} Each FPGA communicates with CPUs via a PCI Express bus with 2 GB/s bandwidth.
\textsuperscript{g} Each FPGA communicates with CPUs via a PCI Express Gen3×8 bus with 7.88 GB/s bandwidth.
\textsuperscript{h} Each FPGA communicates with CPUs via a PCI Express Gen3×8 bus with data compression.
\textsuperscript{i} Cases for 573k and 67M particles in a 5-second interval.

four FPGAs, the idle power consumption is reduced by 25% from 480W to 360W, and hence the energy consumption is decreased by up to 17%.

The runtime reconfiguration methodology is not limited to the Maxeler systems; it can be applied to other FPGA platforms as well. The resource management software of our system (MaxelerOS) simplifies the effort of performing runtime reconfiguration, and hence we can focus on studying the impact of runtime reconfiguration on energy saving.

To identify the speed and energy trade-off, we produce a graph as shown in Figure 11. Each data point represents the computation time versus energy consumption of a system setting. Among all systems, the HRS with one FPGA has the computation speed that satisfies the real-time requirement while at the same time consumes the
7. CONCLUSION

This article presents an approach for accelerating adaptive PF for real-time applications. The proposed HRS demonstrates a significant reduction in power and energy consumption compared to CPU and GPU. The adaptive algorithm reduces computation time while maintaining the quality of results. The approach is scalable to systems with multiple FPGAs. A data compression technique is used to mitigate the data transfer overhead between the FPGAs and CPUs.

In the future, HRS will be developed for various PFs that are more compute intensive and have more stringent real-time requirements than the ones described previously. Air traffic management [Chau et al. 2013b] and traffic estimation [Mihaylova et al. 2007]...
are example applications that can substantially benefit from the proposed approach in meeting current and future requirements. Further work will also be required to automate the optimisation of designs targeting HRS.

ACKNOWLEDGMENTS

The authors thank Oliver Pell at Maxeler Technologies for comments on the article.

REFERENCES


Received June 2013; revised February 2014; accepted March 2014

ACM Transactions on Reconfigurable Technology and Systems, Vol. 7, No. 4, Article 9, Publication date: December 2014.